|
|
|
|
RI | Publications | Missing the Memory Wall: The Case for Processor/Memory Integration
|
|
Text only version of this site
Missing the Memory Wall: The Case for Processor/Memory Integration
A. Saulsbury, F. Pong, and A. Nowatzyk
International Symposium on Computer Architecture, May, 1996.
Jump to: Download | Abstract | Notes | Text Reference | BibTeX Reference
| Download [Help] |
Adobe portable document format (pdf) [180 KB] Compressed postscript (ps.gz) [87 KB]
Copyright notice: This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. These works may not be reposted without the explicit permission of the copyright holder.
| Abstract |
Current high performance computer systems use complex, large superscalar CPUs that interface to the main memory through a hierarchy of caches and interconnect systems. These CPU-centric designs invest a lot of power and chip area to bridge the widening gap between CPU and main memory speeds. Yet, many large applications do not operate well on these systems and are limited by the memory subsystem performance. This paper argues for an integrated system approach that uses less power-full CPUs that are tightly integrated with advanced memory technologies to build competitive systems with greatly reduced cost and complexity. Based on a design study using the next generation 0.25µm, 256Mbit DRAM process and on the analysis of existing machines, it is shownthat processor memory integration can be used to build competitive, scalable and cost-effective MP systems. The results from execution driven uni- and multi-processor simulations are presented that show that the benefits of lower latency and higher bandwidth outweight the restrictions on the size and complexity of the integrated processor. In this system, small direct mapped instruction caches with long lines are very effective, as are column buffer data caches augumented with a victim cache.
| Notes |
Number of pages: 14
| Text Reference |
A. Saulsbury, F. Pong, and A. Nowatzyk, "Missing the Memory Wall: The Case for Processor/Memory Integration," International Symposium on Computer Architecture, May, 1996.
| BibTeX Reference |
@inproceedings{Saulsbury_1996_4939,
author = "A. Saulsbury and F. Pong and Andreas Nowatzyk",
title = "Missing the Memory Wall: The Case for Processor/Memory Integration",
booktitle = "International Symposium on Computer Architecture",
month = "May",
year = "1996"
}