Search

Navigator: RI | Publications | Design Verification of the S3.mp Cache-Coherent Shared Memory System

Graphics enhanced version of this site

Design Verification of the S3.mp Cache-Coherent Shared Memory System
F. Pong, M. Browne, G. Aybay, A. Nowatzyk, and M. Dubois
IEEE Transactions on Computers, Vol. 47, No. 1, January, 1998, pp. 135.

Jump to: Download | Abstract | Notes | Text Reference | BibTeX Reference


Download [Help]

Adobe portable document format (pdf) [125 KB]

Copyright notice: This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. These works may not be reposted without the explicit permission of the copyright holder.


Abstract

This paper describes the methods used to formulate and validate the memory subsystem of the cache-coherent Sun Scalable Shared-memory MultiProcessor (S3.mp) at three levels of abstraction: the memory consistency model, the cache coherence protocol, and the implementation.


Notes

Number of pages: 6


Text Reference

F. Pong, M. Browne, G. Aybay, A. Nowatzyk, and M. Dubois, "Design Verification of the S3.mp Cache-Coherent Shared Memory System," IEEE Transactions on Computers, Vol. 47, No. 1, January, 1998, pp. 135.


BibTeX Reference

@article{Pong_1998_4938,
   author = "F. Pong and M. Browne and G. Aybay and Andreas Nowatzyk and M. Dubois",
   title = "Design Verification of the S3.mp Cache-Coherent Shared Memory System",
   journal = "IEEE Transactions on Computers",
   month = "January",
   year = "1998",
   volume = "47",
   number = "1",
   pages = "135"
}


The Robotics Institute is part of the School of Computer Science, Carnegie Mellon University.
For updates and comments, please see these instructions.
This page maintained by robotwebmaster@ri.cmu.edu